Regviz

Espressif Systems /ESP32-S3 /SENSITIVE /CORE_1_PIF_PMS_CONSTRAIN_1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CORE_1_PIF_PMS_CONSTRAIN_1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3/SENSITIVE/CORE_1_PIF_PMS_CONSTRAIN_1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_GPIO 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE2 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RTC 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_HINF 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_MISC 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S0 0CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART1

Description

Core1 access peripherals permission configuration register 1.

Fields

CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART

Core1 access uart permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1

Core1 access g0spi_1 permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0

Core1 access g0spi_0 permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_GPIO

Core1 access gpio permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE2

Core1 access fe2 permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_FE

Core1 access fe permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_RTC

Core1 access rtc permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX

Core1 access io_mux permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_HINF

Core1 access hinf permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_MISC

Core1 access misc permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2C

Core1 access i2c permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_I2S0

Core1 access i2s0 permission in world0.
CORE_1_PIF_PMS_CONSTRAIN_WORLD_0_UART1

Core1 access uart1 permission in world0.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data